Have there been any attempts in creating an ASIC capable of interpreting Python opcodes directly? Of course, with soon-to-arrive Java chips and JPython there might be not that much need for it...